



GP
ELECTRONICS

GP12P12D33

12V P-Channel MOSFET

Product Summary

$V_{(BR)DSS}$	$R_{DS(on)TYP}$	I_D
-12V	8m Ω @-4.5V	-27A
	9m Ω @-3.7V	
	10m Ω @-2.5V	
	15m Ω @-1.8V	


Feature

- High cell density trenched P-ch MOSFETs
- Super low gate charge
- Advanced high cell density Trench technology

Application

- Battery protection applications
- Load switch


MARKING:



12P12= Device code

Solid dot=Pin1 indicator

XX=Date Code



ABSOLUTE MAXIMUM RATINGS ($T_a=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	-12	V
Gate-Source Voltage	V_{GS}	± 10	V
Continuous Drain Current ¹	I_D	-27	A
Pulsed Drain Current ¹	I_{DM}	-81	A
Power Dissipation ²	P_D	3	W
Thermal Resistance from Junction to Ambient	$R_{\theta JA}$	42	°C/W
Junction Temperature	T_J	150	°C
Storage Temperature	T_{STG}	-55~+150	°C


MOSFET ELECTRICAL CHARACTERISTICS($T_a=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Test Condition	Min	Type	Max	Unit
Static Characteristics						
Drain-source breakdown voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = -250\mu\text{A}$	-12	-19	-20	V
Zero gate voltage drain current	I_{DSS}	$V_{\text{DS}} = -12\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
Gate-body leakage current	I_{GSS}	$V_{\text{GS}} = \pm 12\text{V}, V_{\text{DS}} = 0\text{V}$			± 100	nA
Gate threshold voltage ³	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = -250\mu\text{A}$	-0.4	-0.7	-1.0	V
Drain-source on-resistance ³	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -4.5\text{V}, I_{\text{D}} = -10\text{A}$		8	12	mΩ
		$V_{\text{GS}} = -3.7\text{V}, I_{\text{D}} = -10\text{A}$		9	13	
		$V_{\text{GS}} = -2.5\text{V}, I_{\text{D}} = -8\text{A}$		10	14	
		$V_{\text{GS}} = -1.8\text{V}, I_{\text{D}} = -6\text{A}$		15	19	
Forward transconductance ³	g_{FS}	$V_{\text{DS}} = -5\text{V}, I_{\text{D}} = -10\text{A}$	5			S
Dynamic characteristics⁴						
Input Capacitance	C_{iss}	$V_{\text{DS}} = -6\text{V}, V_{\text{GS}} = 0\text{V}, f = 1\text{MHz}$		3850		pF
Output Capacitance	C_{oss}			970		
Reverse Transfer Capacitance	C_{rss}			1000		
Gate resistance	R_g	$f = 1\text{MHz}$			15	Ω
Total Gate Charge	Q_g	$V_{\text{DS}} = -6\text{V}, V_{\text{GS}} = -4.5\text{V}, I_{\text{D}} = -5\text{A}$		42		nC
Gate-Source Charge	Q_{gs}			6.9		
Gate-Drain Charge	Q_{gd}			10.8		
Turn-on delay time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -6\text{V}, V_{\text{GEN}} = -4.5\text{V}, I_{\text{D}} = -4\text{A}$ $R_L = 6\Omega, R_{\text{GEN}} = 1\Omega$		20		Ns
Turn-on rise time	t_r			15		
Turn-off delay time	$t_{\text{d}(\text{off})}$			45		
Turn-off fall time	t_f			22		
Source-Drain Diode characteristics						
Diode forward current ⁵	I_s	$T_c = 25^\circ\text{C}$			-27	A
Diode pulsed forward current ⁵	I_{SM}				-80	A
Diode Forward voltage ³	V_{DS}	$V_{\text{GS}} = 0\text{V}, I_{\text{S}} = -10\text{A}$		-0.8	-1.2	V

Notes:

1. Device mounted on FR-4 substrate board, with minimum recommended pad layout, single side.
2. The power dissipation is limited by 150°C junction temperature
3. Pulse Test : Pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production testing.
5. The data is theoretically the same as I_{D} , in real applications, should be limited by total power dissipation.

Typical Electrical and Thermal Characteristics



DFN3x 3-8L Package Information


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A2	0.550TYP		0.022TYP	
A3	0.203REF		0.008REF	
b	0.270	0.370	0.011	0.015
D	3.000BSC		0.118BSC	
E	3.000BSC		0.118BSC	
e	0.650BSC		0.026BSC	
D2	1.700	1.900	0.067	0.075
E2	2.350	2.550	0.093	0.100
L	0.300	0.500	0.012	0.020
K	0.500REF		0.020REF	
aaa	0.100TYP		0.004TYP	
ccc	0.100TYP		0.004TYP	
eee	0.080TYP		0.003TYP	
bbb	0.100TYP		0.004TYP	
fff	0.100TYP		0.004TYP	